The persistent issue with diode-clamped multilevel inverter is unbalance in DC-link capacitor voltages. These variations become predominant at load power factor near to unity. Evolved techniques exist to balance capacitor voltages for three-level inverter. But for the inverters above three level, the problem still persists. In this paper, a novel level-shifted carrier pulse width modulation technique is proposed. As per this technique, carriers are level shifted based on the difference in capacitor voltage and phase currents. This leads to variation in duty cycle of the switches and thereby adjusting the charging and discharging of capacitors to balance capacitor voltages. The proposed technique is mathematically modelled and verified for five-level inverter using MATLAB SIMULINK.
Introduction
The conventional voltage source two-level pulse width modulation (PWM) inverters have contributed a lot to the energy conservation at low-power applications. But in medium-high-power applications, these inverters face problems like high switching stress, switching loss and Electro Magnetic Interference (EMI) (Rodriguez et al., 2010; Boller et al., 2014) . As a solution to these problems, multilevel inverters (MLI) were introduced. These inverters are gaining lot of prominence in medium-, high-power applications (Rodriguez et al., 2002) . These inverters realise output as the steps of supply voltage, thereby as the steps increase the output approaches nearer to sine wave. The major advantage of these inverters is that the voltage a switch has to withstand is only one step of output voltage or V dc /m − 1 where V dc is supply voltage and m is level of inverter, and switching frequency is also reduced (Lai and Peng, 1996) . The above features reduce the switching stress and EMI of MLI. The popular topologies of MLI are diode-clamped, flying capacitor and cascaded H-bridge.
Among these, diode-clamped multilevel inverter (DCMLI) is very popular as it does not have the following problems (Wu, 2006) 1 dynamic voltage sharing 2 usage of additional components for static voltage equalisation.
But the concern with DCMLI is neutral-point voltage oscillation. In five-level inverter shown in Figure 1 , these oscillations occur at every capacitor junction (N1, NP, N2). These oscillations lead to distortion in the output voltage; this would also lead to increased stress on switches and capacitors (Celanovic and Boroyevich, 2000; Zaragoza et al., 2009 Among these techniques, the carrier-based PWM techniques are effective only for limited range of pf, they fail at pf near to unity (Zaragoza et al., 2009; Chaturvedi et al., 2011) . To overcome this, non-near vector SVPWM technique was proposed, these techniques have provided solution to the problem but with increased switching losses (Gupta and Khambadkone, 2007; Shu et al., 2013) . Again to overcome this problem, a hybrid of both the techniques is being investigated. All this work was done to overcome the problem in three-level inverter, at higher levels, the number of capacitors and capacitor junctions increase and complicate the control process (Geetha and Ramaswamy, 2015) . In this case, the conventional carrier-based PWM techniques which rely on level shifting of reference may not serve the purpose as there is a single reference signal and four different capacitors to control (Tallam et al., 2005; Raju and Mannam, 2014) . As a solution to capacitor voltage balance problem for five-level inverter, in this paper, a novel carrier-level shifting PWM technique is proposed.
Existing technique for neutral-point stabilisation
The underlining principle in neutral-point stabilisation is that the average current leaving the neutral point should be zero. To achieve this in a three-level inverter as shown in Figure 2 , the difference in the capacitor voltages (V c1 − V c2 ) and the neutral current (i n ) are measured and an appropriate dc-offset is added to the reference signal to adjust the duty of switches, so that the neutral voltage oscillations reduce. Various carrier-based PWM techniques proposed basically differ in the way dc-offset is determined and added. But these techniques failed at pf near to unity. Near vector (NV) SVPWM performance is similar to carrier-based PWM. To improvise the technique non-NV SVPWM was proposed, these techniques made use of the redundant states of small vector. The redundant states were selected, so that for the same output voltage on vector would allow current to flow into the point and the other will allow to flow out of the neutral point Raju et al., 2015) . Thereby based the status of the capacitor, the appropriate redundant vector is selected to neutralise the voltage oscillation at neutral point. This has given good result, but was complex in implementation, but due to selection of consecutive switching vectors from different sectors, it leads to increased switching and hence switching losses.
In the hybrid technique, the combination of both near vector and the non-near vector strategies was used. The nearest vector is used to modulate the output voltage and the non-NV is used only for neutral-point stabilisation (Orfanoudakis et al., 2013; Rajesh and Singh, 2014) . Various hybrid PWM techniques differ in optimally selecting these two techniques for neutral-point stabilisation and losses. All the techniques discussed above were proposed for three-level inverter. But for levels higher than 3, the voltage equalisation management theory for back-to-back rectifier/inverter system was proposed for five-level inverters Holtz and Oikonomou, 2007; Pan et al., 2005) . The strategy depends on coordination between rectifier and inverter switching angles to attain capacitance charge balance and at a similar time minimise the switch harmonics of each rectifier and electrical converter. But very less work has been done to stabilise the neutral point of a single MLI of level higher than 3.
Proposed technique for neutral-point stabilisation
The techniques discussed in Section 2 apply well for three-level inverter, but fails for higher levels. In five-level DCMLI, the outer capacitors share the entire supply voltage equally and the inner capacitor voltages approach zero voltage. Thereby, over a period of time, output transforms from five level to three level. This problem becomes predominant at pf near to unity. The paper proposes a novel level-shifted carrier PWM scheme for fivelevel DCMLI. In the proposed technique, neutral-point stabilisation for five-level DCMLI is done by appropriately level shifting the carrier signal as shown in Figure 4b . By level shifting the carrier signal, the width of switching pulses change which results in modulation of turn on and turn off times of the switches. This results in discharging of overcharged capacitor and charging of under charged capacitor to stabilise the neutral point.
The above idea originates from the basic concepts of PWM, the duty (d) of the pulses generated depends on the reference amplitude (V ref ). As shown in Figure 3 , as the reference amplitude increases, the pulse width increases and vice versa. On the contrary, the relationship of duty of the pulse with the magnitude of carrier signal (V car ) is opposite, thereby, as the dc-offset (F ) is added to carrier, the duty (d ′ ) variation with dc-offset (F ) can be identified from Eq. (2) and Figure 3 , as F increases, the pulse width decreases and vice versa.
where m a is an amplitude modulation index
To ensure that the inverter operates in under modulation region, the range of F is restricted as shown in equation below beyond this range F is saturated.
As per the working of five-level inverter shown in Figure 1 , the fifth level in the output voltage is associated with the top most capacitor C1. The duration for which the capacitor C1 is switched into the circuit is decided based on the duty cycle of top switch. The same is valid for the other levels of voltages, and relationship with the capacitors is given in Table 1. In the five-level DCMLI, there are four capacitors and hence three capacitor junctions, i.e. N 1 , NP (neutral point), N 2 as shown in Figure 1 . In the existing carrier-based PWM techniques to mitigate neutral point voltage oscillation, the reference is level shifted. As there is only single reference wave, i.e. only one degree of freedom to control the various capacitor junctions, this can mitigate the neutral-point voltage oscillation. But the other two junctions are not at fixed levels as expected. This results in distorted output voltage. But in the proposed scheme as level shifting of carrier is done and there are four carriers. There are more degrees of freedom which lead to better stabilisation of all the capacitor junctions. The main theme here involves in visualising the three capacitor junctions of five-level inverter as indicated in Figure 1 as the neutral point of three-level inverter shown in Figure 2 . In order to stabilise the capacitor junctions' voltage, the current leaving the respective junction (i n ) and the difference of the corresponding capacitor voltages (V cn − V cn+1 ) connected to that junction are measured. Using these values, the dc offset, i.e. error to be added to the carrier signals of respective phase is decided by following the truth table shown in Table 2 . That error is given to all the carriers of respective phases, i.e. when n = 1 for phase A, n = 2 for phase B, n = 3 for phase C as shown in Figure 4 . Table 1 Relating carrier signal, controlling switch and capacitor 
Voltage level Capacitors drawn into action Controlling switch Controlling carrier signal
V dc C1 S1 Vc1 3V dc /4 C2 S2 Vc2 V dc /2 C3 S3 Vc3 V dc /4 C4 S4 Vc4Sign(Vcn − Vcn+1) Sign(In) Error(e) 0 - 0 1 1 −1 1 −1 1 −1 1 1 −1 −1 −1
Figure 4 Schematic of level shifting carrier PWM technique

Simulation results
To evaluate the performance of proposed technique, a model has been developed in Matlab Simulink. It has been tested on three-phase five-level inverter. The circuit parameters are selected to be V s = 500 V and load is taken as R = 100 Ω and L = 10 mH. The reference and the carrier signals for conventional carrier PWM and proposed carrier PWM are shown in Figure 5 . The comparison of THD and capacitor junction voltage for the proposed technique and the conventional carrier PWM inverter is shown in Figures 6 and 7 . Observations are also made on capacitor junction voltage variation and THD for different pfs and tabulated in Table 3 . It can be observed that there is a drastic reduction in neutral point voltage for different pfs. 
Conclusion
In present-day era, where energy conservation is of great significance. MLI can contribute a big deal in saving large chunks of power in medium-and large-power applications. These inverters save energy in controlling large machine drives, effectively tap renewable energy, used as fact devices and also improve power quality. Yet these inverters gain practical significance only till three level. For higher levels, the problem of capacitor imbalance still haunts these inverters. The paper aims to propose a solution to this problem. The proposed level-shifted carrier PWM technique in this paper is quite simple in implementation, It can be observed from the results that even though the proposed technique does not completely eliminate this problem and there is not much improvement in THD. It reduces the neutral point voltage significantly compared to conventional carrier PWM technique. It can further be thought of enhancing this technique by analysing the alternate and better means of determining and adding the dc offset F . It can also be improvised by thinking that hybrid PWM techniques were both space vector and carrier-based PWM techniques are advantageously used to their best possible extent.
